Performance Analysis and Tracing of Technical and Java Applications On the Itanium 2 Processor
نویسندگان
چکیده
This paper presents a detailed workload characterization of important technical and JavaTM applications used in the industry, on the Itanium2 processor. We present a detailed performance study of four major classes of technical applications: 1Crash finite element analysis (LS-Dyna3D). 2Structural analysis (Nastran). 3Computational fluid dynamics (Star-CD). 4Other technical applications (GUPS). The performance of technical applications is compared to a commercial Java server benchmark (SPECjbb2000). The data indicate that the average IPC ratio of technical applications to that of the commercial Java application is from 1.23 to 2.36 (1.74 on average). We analyze the time varying behavior of the applications and collect instruction traces at both the kernel and user levels of representative sections of the code.
منابع مشابه
Compilation for the Itanium Processor
This paper describes a just-in-time (JIT) Java1 compiler for the Intel Itanium processor. The Itanium processor is an example of an Explicitly Parallel Instruction Computing (EPIC) architecture and thus relies on aggressive and expensive compiler optimizations for performance. Static compilers for Itanium use aggressive global scheduling algorithms to extract instruction-level parallelism. In a...
متن کاملIA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems
IA-32 Execution Layer (IA-32 EL) is a new technology that executes IA-32 applications on Intel® Itanium® processor family systems. Currently, support for IA-32 applications on Itanium-based platforms is achieved using hardware circuitry on the Itanium processors. This capability will be enhanced with IA-32 EL—software that will ship with Itanium-based operating systems and will convert IA-32 in...
متن کاملThe Itanium 2 Processor Extends the Processing Power of the Itanium Processor Family with a Capable and Balanced Microarchitecture. Executing up to Six Instructions at a Time, It Provides Both Performance and Binary Compatibility
On 8 July 2002, Intel introduced the Itanium 2 processor—the Itanium architecture’s second implementation. This event was a milestone in the cooperation between Intel and Hewlett-Packard to establish the Itanium architecture as a key workstation, server, and supercomputer building block. The Itanium 2 processor may appear similar to the Itanium processor, yet it represents significant advances ...
متن کاملDesign and Implementation of Field Programmable Gate Array Based Baseband Processor for Passive Radio Frequency Identification Tag (TECHNICAL NOTE)
In this paper, an Ultra High Frequency (UHF) base band processor for a passive tag is presented. It proposes a Radio Frequency Identification (RFID) tag digital base band architecture which is compatible with the EPC C C2/ISO18000-6B protocol. Several design approaches such as clock gating technique, clock strobe design and clock management are used. In order to reduce the area Decimal Matrix C...
متن کاملThe StarJIT Compiler: A Dynamic Compiler for Managed Runtime Environments
Dynamic compilers (or Just-in-Time [JIT] compilers) are a key component of managed runtime environments. This paper describes the design and implementation of the StarJIT compiler, a dynamic compiler for Java Virtual Machines and Common Language Runtime platforms. The goal of the StarJIT compiler is to build an infrastructure to research the influence of managed runtime environments on Intel ar...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2003